Abstract. This paper presents a thermal Fluid-Structure Interaction (FSI) study of Printed Circuito Bards (PCBs) during wave soldering. The in uences of PCB thickness on displacement, stress, and temperature distribution are the foci of this study. Five PCB thicknesses (i.e., 0.6, 1.0, 1.6, 2.4, and 3.1 mm) are considered. The paper focuses on a simple PCB with a single hole and is constructed in a three-dimensional model. The thermal FSI of the PCB is solved by uid (FLUENT) and structure (ABAQUS) solvers that are connected using the mesh-based parallel code coupling interface method. Molten solder advancement is tracked using volume-of-uid technique in the thermal uid analysis. ABAQUS solves PCB displacement, von Mises stress, and temperature distributions when high solder temperature is encountered during wave soldering. The correlations of PCB thickness with displacement, von Mises stress, temperature distribution, and molten solder lling time are studied. Results reveal that an increase in PCB thickness yields a linear correlation with solder lling time. Temperature distribution, von Mises stress, and displacement of PCB exhibit polynomial behavior to PCB thickness. A laboratory-scale two-way wave-soldering machine is also used to measure PCB temperature during wave soldering. The predicted temperature of PCB is substantiated by the experimental results.
Introduction
Printed Circuit Boards (PCB) play an important role in electronic devices and components. PCBs are fabricated from di erent organic materials that are printed wave soldering is around 240 C to 250 C. During these processes, PCB temperature increases and decreases at each stage. These temperature variations may induce PCB warpage, which is also recognized as outof-plane displacement [1] . The coe cient of thermal expansion mismatch among the materials results in PCB warpage. PCB warpage is a concern not only for board transfer during automated assembly, but also for the performance of the nal assembly because it may lead to severe solder joint failures.
On the one hand, multifarious studies have been conducted to investigate PCB warpage. Nonetheless, most of these studies concentrated on the solder re ow process through experiments [2] and simulations [3] . In literature, many researchers used the Finite-Element Method (FEM) [3] [4] [5] to investigate the PCB and substrate warpage. However, an investigation of PCB deformation using thermal Fluid-Structure Interaction (FSI) has yet to be reported. Nonetheless, warpage investigations have been extended to IC packages [6] , such as ip-chip Ball Grid Array (BGA) packages. Ding et al. [7] studied the parametric e ects of materials, geometry, and process of PCB assembly during re ow. Taguchi and full-factorial design of experiments were used to optimize parameters and minimize warpage. Shadow Moir [8] is a renowned method used in experimental work to measure PCB warpage. The de ection of PCB is evaluated through captured grating by the system. However, in simulation modeling analysis, most of the warpages and solder joints [9] were predicted through FEM, which only involves the structural solver. Temperature endurance to PCB depends on the input setting.
On the other hand, only a few investigators have conducted a study on wave soldering. Polsky et al. [10] investigated PCB warpage caused by infrared re ow and wave soldering. Two PCB layouts were used to study thermally induced de ection. They observed that both PCBs experienced large de ection (bowl-like shape) in wave soldering, an e ect that is attributed to the presence of larger through-thickness thermal gradients. The PCB de ection was evaluated by using a shadow Moire pattern. To minimize warpage, Johnson [11] reported the advantages of a pallet during wave soldering. The pallet exposes the particular PCB region (soldering area) to the solder wave, which can minimize PCB warpage during wave soldering. During wave soldering, when the pallet absorbs heat from the solder wave, only a portion of heat is absorbed by PCB. This method can minimize PCB warpage, but the pallet is warped or twisted when it is exposed to high temperature. The pallet design and material used are important to solve this problem. Moreover, Hutapea and Grenestedt [12] reported that the wavy copper trace design of PCBs can minimize 40% to 60% of warpage compared with a typical straight copper trace. Studies on PCB warpage during soldering re ow using FEM have been extensively reported in literature. However, the simulation analysis of PCB warpage during wave soldering is rarely reported. Therefore, this study investigated PCB warpage during wave soldering. In industry, a typical wave soldering process consists of di erent zones: uxing, preheating, soldering, and cooling. The settings of wave soldering machines may di er from diverse PCB speci cations, such as board size, thickness, hole size, and component layout. For example, these elements may in uence the settings of preheating and solder temperature. The lling of molten solder, temperature distribution, and thermal stress are also di cult to visualize in the experiment. The application of simulation tools is advantageous to tackle these problems. Therefore, only simpli ed PCB with a single hole was considered in investigating the lling process, temperature distribution, displacement, and thermal stress. The thickness of the PCB used (i.e., 0.6, 1.0, 1.6, 2.4, and 3.1 mm) in industry depends on the PCB design area ( Table 1) . The example of a PCB with thickness of 3.1 mm is shown in Figure 1 . Di erent PCB thicknesses with a constant PCB size were considered, and the focus was directed on the PCB hole region. Thermal FSI analysis was conducted using Mesh-based Parallel Code Coupling Interface (MpCCI) to connect uid and structural solvers. Moreover, the experiment was performed using a laboratoryscale two-way wave-soldering machine. The measured PCB temperature was compared with the simulation results.
Methodology
The basic concept of the thermal FSI analysis is the use of MpCCI software for transferring numerical data simultaneously. This coupling technique connects both uid and structural solvers that operate in real time. Figure 2 illustrates the overview of MpCCI thermal FSI analysis in the current study. Molten solder ow is modelled by FLUENT. During the lling process, the PCB experiences the temperature of molten solder. Temperature data are transferred to the ABAQUS for structural analysis. Once the ABAQUS receives the data, it solves the thermal-induced displacement and stress of the PCB. The ABAQUS then sends the response to the FLUENT for a complete cycle.
Fluid ow modeling
The lling of molten solder is driven by capillary action in wave soldering. The uid motion is described by continuity and momentum equations [13] . The uid temperature is expressed by an energy equation. In this simulation, the Volume-Of-Fluid (VOF) method was applied to track the lling of molten solder at the PCB hole. VOF method locates and distributes the liquid phase by attaching each cell to the computational elements. F is the volume fraction of cells occupied by the liquid phase. Thus, the value of F = 1 in a cell contains only molten solder (63Sn37Pb). The value of F = 0 in grids is the void formed in the molten solder. A value of 1 < F < 0 in the \interface" cells is referred to as the melt front of the molten solder. Thus, the molten solder surface was assumed to be on the volume fraction of 0.5. This fraction was used to evaluate the lling level of the molten solder. It was also used to evaluate liquid phase in various CFD applications [13] [14] [15] [16] . Wetting the PCB surface is important during wave soldering. To form a solder joint (Figure 3 ) in wave soldering, all the parts must be solderable. Metal surfaces must be wetted by soldering. Wetting grade can be measured by the wetting angle according to Young's equation. Capillary behavior is a result of the pressure di erences between two sides of a curved liquid surface. Figure 4 shows the capillary action during wave soldering.
In a simulation analysis, the PCB and uid domain of wave soldering were created by GAMBIT software. The computational domain was meshed with 356,251 tetrahedral elements ( Figure 5 ). The PCB is de ned as a coupling region for the FLUENT and ABAQUS solvers. The surfaces of the domain and PCB are de ned as the wall boundaries. Wall temperature, lm temperature, and heat transfer coe cient of the wall were transferred from the FLUENT to ABAQUS during the simulation. However, the surface temperature of PCB was sent to the FLUENT from ABAQUS. Table 2 summarizes the detailed dimensions of the PCB, and Table 3 lists the solder material properties. Similar simulation settings were adopted from Abdul Aziz et al. [17] for the current thermal FSI analysis.
Structural modeling
A simpli ed multi-layered PCB model was subjected to wave soldering, and the thermal-induced displacement and stress distribution were investigated.
Structural analysis was conducted using ABAQUS software. The calculations of the displacement and stress were dependent on the temperature of the molten solder (FLUENT). The PCB model was created according to the size, position, and coordinate of the FLUENT model ( Figure 6 (a)) to allow the coupling between uid and structural solvers. Carrier jaws held the PCB during wave soldering. Thus, a xed boundary was set on the two sides of the PCB ( Figure 6 model was meshed with hexahedral elements (C3D8T-8-node trilinear displacement and temperature), and the PCB material was modeled as a linear isotropic material [18] [19] [20] in the ABAQUS. Table 4 summarizes the thermal and mechanical properties of PCBs.
Mesh convergence study
Mesh convergence study was carried out to determine the appropriate number of elements before the simulation analysis. Figure 7 shows the displacement versus the position for various numbers of elements. Displacement of the PCB was examined for di erent meshes. The test discovered that the displacement of the PCB is converged in Mesh 5 and Mesh 6. This phenomenon is evidently observed in Figure 7 , whereas both Mesh 5 and Mesh 6 have almost an identical trend and Mesh 5 has the smallest deviation (in Table 5 ) when compared with Mesh 6. Thus, the number of elements between 2776 and 3156 was considered in the current simulation analysis.
3. Experimental procedure Figure 8 illustrates the laboratory-scale two-way leaded/lead-free wave-soldering machine. The experiment was performed to substantiate the simulation results. In the experiment, the thermal stress and Displacement (mm), at position 0.8 mm 2.01e-6 3.56e-6 5.59e-6 7.56e-6 1.06e-5 1.11e-5
Deviation from Mesh 6
9.09e-6 7.54e-6 5.51e-6 3.54e-6 5.00e-7 0.00 displacement of PCB were di cult to visualize during wave soldering. The visualization process may also require costly equipment and setup. In the present experiment, the data acquisition (DAQ) device using a PC-based approach was utilized in a high-performance monitoring and control system to record the temperature of molten solder during wave soldering. K-type thermocouples were attached to the top and bottom of the single circular pin connector to monitor the temperature pro les during soldering ( Figure 9 ). The wave-soldering machine consists of uxing, preheating, soldering, and cooling zones. Table 6 presents the operation of the two-way wave-soldering machine. In the rst way, the PCB passes through the uxing tank to the preheating zone. At this stage, the soldering zone is not activated. After preheating, the solder fountain is generated once the conveyor moves in the reverse direction. Next, the PCB undergoes wave soldering. In the experiment, the solder pot was inserted with 55 kg Sn63Pb37 and set to 523.15 K (250 C). Prior to soldering, the speed of the solder pump was adjusted to ensure a particularly smooth and stable solder. The PCB attached to thermocouples then passes through the molten solder. The temperature subjected to the pin was recorded by DAQ during wave soldering. The measured experimental temperature was compared with the simulation result.
4. Results and discussion 4.1. Experimental validation Figure 10 shows the temperature pro le of the top and bottom PCB recorded in the experiment. The temperature increases drastically from the preheating zone to the soldering zone, when the PCB passes through the solder pot. At this stage, the molten solder lls the PCB hole through capillary action. Subsequently, the temperature of the bottom PCB decreases gradually at the cooling zone. However, no signi cant changes are observed in the temperature of the top PCB, which gradually increases along the process. From the experiment, the temperature pro le of PCB indicates that PCB experiences critical temperature variations in di erent zones during wave soldering. The measured temperatures of PCB (top and bottom) were compared with the predicted simulation results. Figure 11 illustrates the comparison of the predicted simulation and experimental results. In this gure, the predicted results are substantiated by the experimental results for both temperatures. The predicted temperature is important for accuracy in the structural analysis.
Thus, the results demonstrate the capability of the simulation technique to solve the problems in wave soldering.
4.2. Overview of thermal FSI at PCB thickness = 2.4 mm Figure 12 depicts the solder pro le and von Mises stress during the molten solder lling process. Molten solder in the PCB hole is driven by capillary action to ll the space in vertical direction. As the PCB experiences the temperature of the molten solder, the structure of the PCB hole endures thermal stress. At 0.38 lling time, the highest stress is observed at the bottom region of the PCB hole. This situation is attributed to the high molten solder temperature and the direct contact between the PCB bottom surface and the molten solder. In Figure 12 , the von Mises stress pro le of the PCB hole corresponds to the solder lling level. The increase in lling level increases the stress pro le because of the conduction of the PCB to the solder temperature. Interestingly, the stress pro le shows a bell shape because the bottom region of the PCB experienced higher temperature than the top region of the PCB. This phenomenon clearly indicates that the temperature of molten solder induces stress to the PCB structure. 4.3. Pro le at 50%, 75%, and 100% lling level for di erent PCB thicknesses Figure 13 shows the cross-section of the PCB. A line between two points (A-B, C-D, and X-Y) was used to evaluate the PCB displacement, thermal stress, and lling level for di erent PCB thicknesses. Figure 14 shows the lling pro le of molten solder for di erent PCB thicknesses, i.e. 0.6, 1.0, 1.6, 2.4, and 3.1 mm. The increase in PCB thickness increases the lling time. The results disclose that lling time is linearly correlated with the PCB thickness ( Figure 15 ). In actual wave soldering, 100% lling is desirable while a minimum 75% vertical lling of the PCB hole is acceptable; otherwise, there will be defects according to the Acceptability of Electronic Assemblies standards [21] . Thus, 50% and 75% lling levels were used for comparison. The molten solder showed uniform and symmetric pro les at 50% and 75% for a thin PCB (0.6 mm). In Figure 14 , the increase in PCB thickness causes the uneven molten solder pro le in the lling process. A convex molten solder pro le was observed at the intermediate space (between the PCB hole surface and pin). Moreover, the meniscus was found in the region of the hole surface of a thick PCB (3.1 mm). This situation may be attributed to the variation in surface tension of the PCB hole and the pin. The pin o set [17] , shape [22] , and diameter [23] also caused an unbalanced lling pro le of the PCB hole. An uneven molten solder pro le sometimes induces an incomplete lling or void of the Pin Through Hole (PTH) joint, reducing the strength of the solder joint.
Temperature distribution within PCB hole
at 50% and 100% lling
The temperature distribution of the PCB at various thicknesses was investigated. Figure 16 presents the temperature distribution at 0.6 and 3.1 mm PCB thickness. In the gure, high temperature is observed at the bottom region of the PCB for each case because the bottom PCB is in direct contact with the molten solder during the process. A similar phenomenon is observed at the PCB hole at 50% lling level, where the temperature is higher in the lower region as illustrated in the detailed view. The PCB hole surface conducts heat once it makes contact with the molten solder. Thus, the upper region of the PCB hole is exposed to the temperature of the molten solder. Figure 17 plots the temperature distribution of the PCB. The temperature at point Y is lower than that of point X. Figure 15 shows that 100% lling of the PCB hole only took 2.1 s for a thick PCB (3.1 mm). This nding indicates that wave soldering is a considerably fast and short process. Therefore, the inner PCB structure experiences lower temperature distribution than the outer surface of the PCB (Figure 16 ). The temperature distribution may di er for diverse PCBs. Di erent process settings may be required for di erent PCB speci cations in industry. Temperature di erence ( T ) between the top and bottom PCB was evaluated for each case, as depicted in Figure 18 . T increases gradually and corresponds to the PCB thickness, indicating that thick PCB causes a larger temperature di erence in the soldering zone. Polsky et al. [10] observed a similar phenomenon in their experiments. They noted that the temperature di erence between the top and bottom PCB during wave soldering (approximately 42 C) is higher during the infrared re ow process ( 28 C).
PCB displacement at 100% lling
In the PCB assembly process, the PCB undergoes the solder re ow process for surface mount components, such as BGA packages and leadless components. Afterward, wave soldering is conducted to allow the PCB to assemble the PTH component. Typically, PTH components comprise resistors, capacitors, and pin connectors. The deformed PCB may weaken the inner circuit and in uence the solder joint reliability. Figure 19 shows the displacement contour of 0.6 and 3.1 mm PCB thicknesses. The displacement is concentrated around the PCB hole region. The bottom region of the PCB hole has the highest displacement compared with the neighboring regions. The displacement pro le for each PCB thickness corresponds to the temperature distribution. The temperature at X-Y (position X-Y; see Figure 13 ) decreases from points X to Y. Similarly, the displacement of the PCB hole decreases from points X to Y (Figure 20) . The displacement at point X behaves in a polynomial manner to increase PCB thickness ( Figure 21 ). Figure 22 presents the displace- to deform in a convex shape. Thick PCB (3.1 mm) experiences greater displacement among all the cases because of the large temperature di erence between the top and bottom of the PCB during wave soldering [10] . To minimize PCB displacement during wave soldering, the PCB carrier [11] can be used to increase the rigidity of the large PCB. Thus, the proper setting of preheating time and solder temperature is important to reduce PCB displacement. 4 .6. Von Mises stress on PCB at 100% lling Figure 12 shows that von Mises stress varies with molten solder lling time for 2.4 mm PCB thickness (see Section 4.2). Therefore, only the von Mises stress pro le at 100% lling was selected for comparison. Figure 24 shows the stress distribution of various PCB thicknesses. The stress of the PCB hole is distributed like a bell, with a larger stress region at the bottom PCB hole than one at the top region. Section 4.2 presents the discussion on the bell-shaped stress distribution. High temperature in the molten solder contributes to the thermal stress of the PCB structure. The simulation results reveal that 3.1 mm PCB thickness is exposed to the highest stress on the PCB hole compared with other thicknesses. As the lling time increases, the PCB hole conducts more heat, increasing the stress on the structure. Figure 25 presents the maximum von Mises stress of the PCB hole. The maximum stress for 3.1 mm PCB thickness is at 8.8 MPa. The concentrated stress in the PCB hole may weaken the solder joint, causing undesired defects such as open solder joint [3] in subsequent manufacturing processes.
Conclusions
A study on the e ects of PCB thickness on PCB displacement, von Mises stress, temperature pro le, molten solder pro le, and lling time was conducted. A range of PCB thickness was considered according to the requirement of PCB thickness in industry. Thermal FSI analysis was performed using FLUENT-MpCCI-ABAQUS software. The simulation results reveal that an increase in the PCB thickness increases the molten solder lling time in linear correlation. Displacement, von Mises stress, and temperature di erence exhibit polynomial behavior to PCB thickness and cause uneven molten solder pro les. The convex pro le was observed in the intermediate space between the hole surface and the pin. Displacement and von Mises stress pro les of the PCB hole distributed in a bell shape were identi ed in all cases. PCB thickness at 3.1 mm experienced the highest displacement (0.004 mm) at the hole edge and von Mises stress (8.8 MPa) on the inner PCB hole surface. This situation was attributed to the longer lling time of PCB heat conduction.
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